Physical Design Flow III:Clock Tree Synthesis | VLSI Pro

Physical Design Flow III:Clock Tree Synthesis | VLSI Pro

瀏覽:1473
日期:2024-04-27
I am not sure about your question, but some of the things I follow are: 1. Your CTS tool probably has a clock browser or interactive clock tree browser. Use this to look at any unwanted buffer chains you have. This will help you pinpoint issues with your ...看更多