Xilinx XST 9.1, Verilog 2-D arrays, always @* | Comp.Arch.FPGA ...

Xilinx XST 9.1, Verilog 2-D arrays, always @* | Comp.Arch.FPGA ...

瀏覽:794
日期:2025-11-23
2007年3月17日 - end Correct me if I'm wrong, but I believe that this is not valid verilog - you cannot use an array as a term in the always() sensitivity list, and the ......看更多