Serial LVDS High-Speed ADC Interface - All Programmable Technologies from Xilinx Inc.

Serial LVDS High-Speed ADC Interface - All Programmable Technologies from Xilinx Inc.

瀏覽:1119
日期:2025-06-16
ADC LVDS Interface XAPP524 (v1.1) November 20, 2012 www.xilinx.com 3 The frame clock (FCLK) is a digitized and phase-shifted version of the ADC sample clock. FCLK is phase aligned with the serial data, and all data bits of a sample fit into one frame cloc...看更多